UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/727,692	12/04/2003	Jingkuang Chen	D/A1591D	8664	
7590 10/17/2006 OLIFF & BERRIDGE, PLC			EXAMINER		
			SCHILLINGER, LAURA M		
P.O. BOX 19928 ALEXANDRIA, VA 22320			ART UNIT	PAPER NUMBER	
			2813 .	2813 .	
			DATE MAILED: 10/17/200	DATE MAILED: 10/17/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
No. of the Control of	10/727,692	CHEN ET AL.
Office Action Summary	Examiner	Art Unit
	Laura M. Schillinger	2813
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).
Status		
 Responsive to communication(s) filed on 10 Jet This action is FINAL. Since this application is in condition for allowated closed in accordance with the practice under Exercise. 	s action is non-final. nce except for formal matters, pro	
Disposition of Claims		
4)	ithdrawn from consideration.	
9)☐ The specification is objected to by the Examine	ar	
10) The drawing(s) filed on is/are: a) accomplicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Expression of the Expressio	epted or b) objected to by the l drawing(s) be held in abeyance. Sec tion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 	es have been received. Es have been received in Application rity documents have been received in (PCT Rule 17.2(a)).	on No ed in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate

Page 2

DETAILED ACTION

Election/Restrictions

Claims 21-22 and 3 are withdrawn from further consideration pursuant to 37 CFR 1.142(b), as being drawn to a nonelected claims, there being no allowable generic or linking claim. Applicant timely traversed the restriction (election) requirement in the reply filed on 7/10/06. It was further determined that claim 3 should also be withdrawn as pertaining to the species requiring a microelectromechanical system element.

Applicant's election with traverse of claims 1,4-14,17-20 in the reply filed on 7/10/06 is acknowledged. The traversal is on the ground(s) that the search could be made without serious burden. This is not found persuasive because the mutually exclusive charactertistics of the separate species do constitute a burden.

The requirement is still deemed proper and is therefore made FINAL.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 4-14, 17-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Nakagawa et al ('065).

Nakagawa teaches the following claimed limitations:

- 1. (Previously Presented) The device of claim 13, further comprising: a high voltage well of a first circuit device defined in the substrate (305); and a first low voltage well of a second circuit device defined in the substrate (303) (Fig.28).
- 4. The device of claim 1, wherein the substrate comprises a layer of silicon (Col.8, lines: 50-60).
- 5. (Original) The device of claim 4, wherein the layer of silicon comprises p- type silicon (Col.8, lines: 50-60).
- 6. (Original) The device of claim 1, wherein the substrate comprises a silicon- on-insulator wafer comprising a single-crystal-silicon layer, a substrate and an insulator layer therebetween (Col.7, lines: 35-60).
- 7. (Original) The device of claim 6, wherein the single-crystal-silicon layer comprises p-type silicon (Col.8, lines: 50-60).
- 8. (Original) The device of claim 1, further comprising a second low voltage well of the second circuit device defined in the substrate (Fig.34 (305))

Application/Control Number: 10/727,692

Art Unit: 2813

9. (Original) The device of claim 8, further comprising a field oxide layer over at least part of each of the high voltage well, the first low voltage well and the second low voltage well (Fig.34 (325)).

10. (Original) The device of claim 9, further comprising a polysilicon gate associated with each of the high voltage well, the first low voltage well and the second low voltage well (Fig.37D (351)).

11. (Original) The device of claim 10, further comprising:

a P-body defined in the high voltage well of the first circuit device (305);

an N+ source/drain defined in each of the P-body, the high voltage well and the first low voltage well of the second circuit device (307); and

a P+ source/drain in each of the P-body and the second low voltage well of the second circuit device (324) (Fig.34) and Col.15, lines: 50-65).

12. (Original) The device of claim 11, further comprising:

a passivation oxide layer over at least the field oxide layer and the polysilicon gates (Fig.37D (352);

a plurality of vias through the passivation oxide layer; and a plurality of contacts, each of the contacts extending through the vias and contacting at least one of the sources/drains (inherent-need contact holes to form source/drain contacts) (Co.15, lines: 50-65).

13. (Previously Presented) A heterogeneous device, comprising:

a substrate (Fig.13A (51));

a plurality of heterogeneous circuit devices defined in the same substrate (Fig.13A (LED and

PD); and

a photodiode defined in the same substrate (Fig.13A (PD)).

14. The device of claim 13, wherein the plurality of heterogeneous circuits comprises a CMOS

and a DMOS (Fig.12D) and Col.8, lines: 30-40 and Col.15, lines: 60-65).

17. (Original) The device of claim 13, wherein the substrate comprises a layer of silicon

(Fig.13A (51)).

18. (Original) The device of claim 17, wherein the layer of silicon comprises p-type silicon

(Fig.13A (51) and Col.8, lines: 50-60).

19. (Original) The device of claim 13, wherein the substrate comprises a silicon- on-insulator

wafer comprising a single-crystal-silicon layer, a substrate and an insulator layer therebetween

(Col.7 lines: 35-60).

20. (Original) The device of claim 19, wherein the single-crystal-silicon layer comprises p-type

silicon (Col.8, lines: 50-60).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Laura M. Schillinger whose telephone number is (571) 272-1697. The examiner can normally be reached on M-T, R-F 7:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl W. Whitehead, Jr. can be reached on (571) 272-1702. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

10/12/06

Laura M Schillinger Primary Examiner Art Unit 2813